Abstract-We propose a method of correlating circuit performance with technology fluctuations during the circuit-design phase. The method employs test circuits sensitive for technology fluctuations and a circuit simulation model which enables to interpret the correlation. We validate our proposal with a cascode-current-source test circuit and the driftdiffusion MOSFET model HiSIM. The chosen test circuit allows to separate intra-chip and inter-chip technology fluctuations and to correlate these fluctuations with circuit-performance fluctuations. One important result is that intra-chip fluctuations increase faster than inter-chip fluctuations with decreasing gate length. Quantitative modeling with HiSIM reveals random fluctuation of the effective gate length as the most likely origin for these findings.
I. Introduction
Design reliability of ICs is a requirement of increasing importance. For this purpose it is necessary to include MOSFET performance fluctuations caused by technological fluctuations into the design. Usually worst/best-case parameter sets are provided to support design reliability [1, 2] . However, existing estimation methods of these parameter sets are of global statistical nature [3, 4] . Especially, the correlation between circuit-performance fluctuations and technology fluctuations is still insufficient due to the conventional models for circuit simulation based on the drift approximation [5] . Furthermore, a separation between fluctuations within one IC-chip (intra-chip) and from chip to chip (inter chip) is seldom available [6] . For upgrading design reliability it is therefore essential to include the correlation between circuit-performance fluctuations and technology fluctuations in the design tools. This task requires to: (1) determine the correlation between circuit-performance and technology fluctuations, (2) separate intra-and inter-chip fluctuations, (3) model this correlation in the design phase. Here we propose a method based on: -Test-circuits, which exploit the technologically most sensitive MOSFET characteristics near threshold, for (1) and (2). -A drift-diffusion model, which can preserve this correlation in the design phase. The reason for this choice is that the threshold characteristics are technologically the most sensitive, and both the drift and the diffusion components are responsible for the characteristics.
We demonstrate the validity of the method with a cascode current source and the drift-diffusion circuitsimulation model HiSIM (Hiroshima-university STARC IGFET Model) for a 0.6µm CMOS technology. An important specific result from our study is that intra-chip fluctuations increase faster than inter-chip fluctuations with decreasing gate length (L gate ). This is a severe concern for the design reliability of analog circuits.
II. Correlation between Circuit-Performance
and Technology Fluctuations Fig. 1 shows the investigated cascode-current-source circuit composed of 4 n-MOSFETs. The function of the cascode current source is to provide a constant current at its output terminal, which is proportional (the proportionality factor is a design task) to the current I in at its input terminal and independent of the applied output voltage V out . This test circuit was fabricated with a conventional 0.6µm MOSFET technology. Circuit characterization in the subthreshold region was performed by forcing I in =10nA on input node N0 and measuring I out Fig. 5b shows simulation results of I out of the cascode by fixing the transistor characteristics of N3 to be the solid line of Fig. 5a and changing that of N4 according to the three cases depicted in Fig. 5a . It can be seen that the cascode circuit is suitable to verify the intra-chip transistor mismatch with mV accuracy. The estimated V g.10nA mismatch is about 8mV. The slight increase of I out with increasing V out in Fig. 3 for L gate =0.6µm is due to the V th dependence on V ds caused by the short-channel effect.
III. Separation of Inter-and Intra-Chip Fluctuations
A special advantage of the cascode current source demonstrated here is that the inter-and the intra-chip fluctuations can be measured at the same time:
-The intra-chip fluctuations are given by the current fluctuations at the output(I out ), because they depend on the mismatch of transistors N3 and N4. -The voltage response V in to the forced input current of I in =10nA gives the inter-chip fluctuations, because the voltage response depends on the absolute fluctuation in the characteristics of transistors N1 and N3. Both measured fluctuations are depicted together in Figs. 2 and 3. It can be recognized that the inter-and intra-chip fluctuations are substantially larger for L gate =0.6µm. Here we try to evaluate the magnitude of both types of fluctuations quantitatively. Figs. 6 and 7 show measured I-V characteristics of single transistors on the same 9 chips for L gate =2.1µm and L gate =0.6µm, respectively. These measured inter-chip V g.10nA fluctuations of single transistors together with the V in fluctuations of the cascode current source are used to extract the magnitude of the intra-chip fluctuation at V g.10nA . Fig. 8 shows measured V in /2 vs. V g.10nA for each chip. The reason for V in /2 is based on the approximation that N1 and N3 are identical, and are equivalently responsible for the inter-chip fluctuations. In this case, a linear correlation with the slope 1 is expected. The scattering of measured points in horizontal direction reveals the inter-chip fluctuations. The scattering of the measured points around a line with slope 1 reveals the intra-chip fluctuations between N1 and N3. As a result we can evaluate the intra-and inter-chip fluctuations for L gate =2.1µm to be 11.6mV and 25.5mV, respectively. The measured I out fluctuations shown in Fig.  2 and 3 reveal the relative fluctuations between N3 and N4. On the contrary, the extracted fluctuation in Fig. 8 is between N1 and N3. Since the two transistor pairs N1/N3 and N3/N4 have similar geometrical spacings, measured magnitude of intra-chip fluctuations is also similar. The advantage is that the intra inter separation method proposed here is a simple and direct approach. Fig. 9 shows the separation of intra-and inter-chip fluctuations for the L gate =0.6µm case.
The obtained fluctuation data is summarized in Table  I . Here we emphasize an interesting feature of this fluctuation data. With decreasing L gate the intra-chip fluctuations increase much faster than inter-chip fluctuations. If this trend can be extrapolated to smaller L gate , it is a severe concern especially for the design reliability of analog circuits. Lgate=2.1mm Wgate=6mm Vds=0.6V Vbs=0 
IV. Modeling of the Correlation between Technology and Circuit-Performance Fluctuations
To verify the technological origin of the large intrachip fluctuation of V g.10nA in comparison with the interchip fluctuation, simulation experiment is performed. To demonstrate the simulation reliability, I-V characteristics obtained with HiSIM [7, 8] are also extracted as demonstrated in Figs. 12 and 13. For the extraction only three model parameters, the substrate impurity concentration N sub , the gate-oxide thickness T ox and the deviation of the gate length from the design (∆L gate ) are varied. ∆L gate includes the fluctuation of L gate and the horizontal out-diffusion length of the S/D contact beneath the gate. Since our investigation is restricted to the subthreshold characteristics, the fluctuation of the contact resistance was neglected. Nevertheless, the parameter extraction justifies this neglection even in the strong inversion region.
The deviation of extracted parameter sets from the nominal process target is listed in Table II . The reliability of the extracted model-parameter fluctuations is proved by the agreement over a wide range of the V bs variations. The T ox fluctuation seems negligibly small and allways above the process target for the technology studied here. The extracted parameter sets reveal that the L gate and the N sub fluctuations are the major concern for the inter-chip fluctuation. Since the 9 chips are randomly selected from a lot, there are no corelations among fluctuations. Fig. 14 shows simulated sensitivities of the three model parameters at V g.10nA . The sensitivity of ∆L gate for L gate =0.6µm is strongly enhanced as can be expected. That of N sub is only a bit larger for L gate =0.6µm than that for L gate =2.1µm. However, that of T ox shows opposite dependence due to the short-channel nature of the characteristics for L gate =0.6µm. With these sensitivities the cause of the intra-chip V g.10nA fluctuation listed in Table I is estimated as shown in Table III . For the estimation the T ox fluctuation is ignored. The inter-chip fluctuation in Table III is taken from the maximum fluctuations listed in Table II .
Since we have only 9 chip measurements and statistically not sufficient, the boundaries of measured I-V char-acteristics are not symmetrical. Here we assumed that the nominal values should be in the middle of the fluctuations, if we have enough statistics. The reason for the relatively large intra-chip fluctuations of ∆L gate in comparison with the inter-chip fluctuations is probably due to the layout of the design, which didn't include dummy gates for increased uniformity of the active gate etching. Usually 3σ values of Gaussian distributions determine the inter-chip fluctuation boundaries. Our extracted values in Table III are a bit smaller than the values given in literature [9] . The reason may be an improved technology in comparison to the earlier period. 
V. Discussion and Conclusion
Though we performed our investigation only with 9 chips here, a rather thorough insight into the correlation between circuit-performance and technology fluctuations could be obtained. This is attributed to the method of using a test circuit which operates in the technologically sensitive subthreshold region and a drift-diffusion MOS-FET model for establishing this correlation. Of course our method can be extended to a large amount of measurement data for better statistics as well as to other test circuits.
In conclusion we have proposed and successfully verified a correlation method of circuit performance and technology fluctuations. This method is expected to be helpful for improving design reliability with coming MOSFET generations. 
